

Claims

What is claimed is:

1. 1. A method for implementing a system interconnect for transporting a **first cell** containing a plurality of **data** between a plurality of **nodes** wherein said system interconnect includes: a **first unidirectional path** between each pair of adjacent nodes of said plurality of nodes, said first unidirectional path includes an **incoming end** and an **outgoing end** and a **first plurality of signal lines** and a **frequency reference line**, said pair of adjacent nodes having a **source node** and a **receiver node**, each of said plurality of nodes includes an **input section** connected to said incoming end of an **input path**, and an **output section** connected to said outgoing end of an **output path**, said method comprising steps of:
 - 10 (a) **providing a frequency reference signal** on said frequency reference line to said plurality of nodes;
 - 11 (b) **generating, by a phase lock loop frequency multiplier**, a **node clock** based on said frequency reference signal, said node clock having the same frequency for each of said plurality of nodes, said source node having a **source node clock** and said receiver node having a **receiver node clock**;
 - 12 (c) **transmitting** said first cell from said output section of said source node to said input section of said receiver node over a **first unidirectional path**, by emitting a plurality of **data transitions** representing said first cell, onto a **first plurality of signal lines** at said outgoing end of said first unidirectional path; and
 - 13 (d) **receiving** said data transitions from said first plurality of signal lines at said incoming end of said first unidirectional path at said input section of said receiver node.

1 2. The method of claim 1 wherein said receiver node further comprises an **address**
2 **comparator mechanism** and a **node address**, said first cell comprises a
3 **destination address**, and said method further comprises:

4 (e) **comparing** said node address with said destination address.

1 3. The method of claim 2 wherein said method further comprises:

2 (f) **emitting** said plurality of data transitions, in synchronization with said receiver
3 node clock, onto a **second plurality of data lines** at said outgoing end of a **second**
4 **unidirectional path** while receiving said data transitions from said first plurality of
5 signal lines.

1 4. The method of claim 2 wherein said method further comprises:

2 (f1) **detecting** that said receiver node is transmitting a **second cell** at said outgoing end
3 of a **second unidirectional path**;

4 (f2) **storing** a **third cell** in a **bypass buffer** if said node address is different from said
5 destination address, said third cell constructed from said data transitions received at
6 step (d);

7 (f3) **detecting** when said second cell has been completely transmitted; and

8 (f4) **transmitting** said third cell from said bypass buffer at said outgoing end of said
9 second unidirectional path.

1 5. The method of claim 2 wherein said method further comprises:

2 (f) **swallowing** said plurality of data transitions defining a **second cell** if said node
3 address is the same as said destination address.

1 6. The method of claim 5 wherein said method further comprises the steps of:

2 (g) processing said second cell; and

3 (h) transmitting a response cell addressed to said source node from said output

4 section of said receiver node.

1 7. The method of claim 6 wherein step (c) further comprises storing a copy of said

2 first cell in a cell storage, and further comprising the steps of:

3 (i) receiving said response cell at said source node; and

4 (j) removing said copy of said first cell from said cell storage.

1 8. The method of claim 2 wherein said first cell is a broadcast cell, and further

2 comprising:

3 (f) capturing a second cell; and

4 (g) emitting said plurality of data transitions onto a second plurality of data lines at

5 said outgoing end of a second unidirectional path.

1 9. The method of claim 8 further comprising:

2 (h) processing said second cell; and

3 (i) transmitting a response cell to said source node.

1 10. The method of claim 1 further comprising:

2 initializing each of said nodes by emitting a plurality of training signal edges on

3 each of said first plurality of signal lines to condition each of said plurality of DLLs

4 such that said training signal edges are synchronized with said node clock.

1 11. The method of claim 1 wherein said input section includes a plurality of **adjustable**
2 **delays** with one adjustable delay for each of said first plurality of signal lines, and
3 further comprising:

4 **synchronizing** said data transitions from said first plurality of signal lines to said
5 receiver node clock through use of said plurality of adjustable **delays**.

1 12. The method of claim 1 wherein said input section includes an **adjustable delay** and
2 further comprising:

3 **synchronizing** said data transitions from said first plurality of signal lines to said
4 receiver node clock through use of said **adjustable delay**.

1 13. A method for implementing a **system interconnect** for initializing a plurality of
2 **nodes** on a **ring network** having a plurality of **links**, said method comprising steps
3 of:

4 (a) **emitting a reset sequence** from a **first node** to **reset a second node** upon detection
5 of said **reset sequence**;
6 (b) **emitting said reset sequence** from said **second node**; and
7 (c) **terminating emission of said reset sequence** by said **first node** upon receipt of said
8 **reset sequence** at said **first node**.

1 14. The method of claim 13 further comprising steps of:

2 (d) **emitting a training sequence** from said **first node** to **train said second node**;
3 (e) **emitting said training sequence** from said **second node**; and
4 (f) **terminating emission of said training sequence** by said **first node** upon detection of
5 **said training sequence** at said **first node**.

1 15. A method for implementing a system interconnect having a plurality of nodes,
2 said interconnect for transporting a cell from a source node on a ring network to a
3 destination node on said network, said network having a first path and a second
4 path, one of said plurality of nodes being a configuration node, said method
5 comprising steps of:

6 (a) initializing said plurality of nodes;

7 (b) emitting onto said first path, by said configuration node, a first identifying
8 address sequence containing a configuration node address;

9 (c) receiving from said first path said first identifying address sequence by a second
10 node;

11 (d) modifying said configuration node address contained in said first identifying
12 address sequence to create a second node address; and

13 (e) emitting onto said first path, by said second node, a second identifying address
14 sequence containing said second node address.

1 16. The method of claim 15 further comprising steps of:

2 (b1) emitting onto said second path, by said configuration node, said first identifying
3 address sequence containing said configuration node address;

4 (c1) receiving from said second path by said second node a third identifying address
5 sequence dependent on said second node's position on said second path;

6 (f) determining a number of nodes on said ring network; and

7 (g) initializing a link selection register (LSR) to indicate which of said first path and
8 said second path is a preferred path to each of said plurality of nodes by using
9 information contained in said first identifying address sequence and said third
10 identifying address sequence.

1 17. A method for implementing a system interconnect for transporting a cell from a
2 source node to a destination node on a ring network having a plurality of links,
3 said method comprising steps of:

4 (a) detecting an interrupt condition change at said source node, said interrupt
5 condition change comprising either an interrupt assertion or an interrupt
6 deassertion;

7 (b) creating an interrupt cell at said source node responsive to the detecting said
8 interrupt condition change, said interrupt cell being addressed to said destination
9 node and containing said interrupt condition change;

10 (c) transporting said interrupt cell to said destination node; and

11 (d) asserting an interrupt signal at said destination node responsive to said interrupt
12 condition change.

1 18. The method of claim 17 wherein step (d) further comprises:

2 (d1) recognizing said interrupt cell containing said interrupt assertion at said destination
3 node; and

4 (d2) incrementing an up/down counter.

1 19. The method of claim 18 wherein step (d) further comprises:

2 (d3) detecting that said up/down counter is non-zero; and

3 (d4) posting an interrupt at said destination node.

1 20. The method of claim 17 wherein said cell further comprises a source node
2 identifier and step (d) further comprises:

3 (d1) saying said source node identifier and said interrupt condition change.

1 21. The method of claim 17 wherein step (d) further comprises:

2 (d1) recognizing said interrupt cell containing said interrupt deassertion; and

3 (d2) decrementing an up/down counter.

1 22. The method of claim 21 wherein step (d) further comprises:

2 (d3) detecting that said up/down counter is zero; and

3 (d4) clearing an interrupt at said destination node.

1 23. The method of claim 17 wherein said interrupt cell comprises an **interrupt security**
2 code and step (d) further comprises matching said interrupt security code with a
3 destination node interrupt security code.

1 24. A method for implementing a system interconnect for transporting a cell from a
2 source node to a destination node of a plurality of destination nodes on a **ring**
3 network having a plurality of links, said method comprising steps of:
4 (a) tracking a number of incomplete transactions;
5 (b) delaying generation of said cell if one more than said number of incomplete
6 transactions is outside a **sliding window width**;
7 (c) generating said cell after one more than said number of incomplete transactions is
8 within said sliding window width; and
9 (d) transporting said cell to said destination node.

1 25. The method of claim 24 wherein the tracking said number of incomplete
2 transactions comprises tracking one of said number of transactions sent from said
3 source node to said destination node.

1 26. The method of claim 24 wherein said method further comprises:
2 (f) **accounting for an increase in said number of incomplete transactions.**

1 27. The method of claim 26 wherein said method further comprises:
2 (g) **detecting a response cell sent from said destination node;**
3 (h) **completing an incomplete transaction dependent on said response cell; and**
4 (i) **accounting for a decrease in said number of incomplete transactions.**

1 28. The method of claim 24 wherein said destination node is a **hop node**:

1 29. The method of claim 24 wherein step (a) further comprises:
2 (a1) **receiving, by said source node, a previously sent cell sent from said source node;**
3 and
4 (a2) **reducing a sliding window width.**

1 30. The method of claim 24 wherein step (a) further comprises:
2 **tracking a plurality of number of incomplete transactions sent from said source**
3 **node to each of said plurality of destination nodes.**

1 31. A **method for implementing a system interconnect for transporting a cell from a**
2 **source node to a destination node on a ring network including a clockwise path**
3 **and a counterclockwise path, said method comprising steps of:**
4 (a) **accessing a link selection register at said source node to select which of said**
5 **clockwise path and said counterclockwise path transports said cell; and**
6 (b) **transporting said cell to said destination node over said clockwise or**
7 **counterclockwise path as selected.**

1 32. The method of claim 31 wherein step (a) further comprises:

2 (a1) **configuring** said link selection register at said source node to specify a **preferred**
3 **path** to said destination node by specifying which of said clockwise path and said
4 counterclockwise path is used to transport said cell to said destination node.

1 33. The method of claim 32 wherein said system interconnect includes an **intermediate**
2 **node** between said source node and said destination node on one of said paths, and
3 step (a) further comprises:

4 (a5) **reconfiguring** said link selection register at said source node to route said cell
5 away from said intermediate node.

1 34. The method of claim 33 wherein step (a) further comprises:

2 (a2) detecting a **failed transaction** on said preferred path; and
3 (a3) retrying said failed transaction on a **non-preferred** path.

1 35. The method of claim 31 wherein said system interconnect includes an **intermediate**
2 **node** and a **plurality of other nodes** each having a **node specific link selection**
3 **register** and step (a) further comprises:

4 **reconfiguring** said node specific link selection register for each of said plurality of
5 other nodes to select a **plurality of preferred paths** to every other of said plurality
6 of other nodes, each of said plurality of preferred paths excluding said intermediate
7 node.

1 36. A method for implementing a system interconnect for transporting a cell from a
2 source node to a destination node on a network having a plurality of rings, each
3 of said plurality of rings having a plurality of nodes, said plurality of rings
4 including a source ring and a second ring with said source ring and said second
5 ring connected by a ring coupler node, said method comprising steps of:
6 (a) constructing a cell having a routing tag having a first forward hop address and a
7 second forward hop addresses by said source node;
8 (b) transmitting said cell onto said source ring;
9 (c) swallowing said cell from said source ring by said ring coupler node; and
10 (d) transmitting said cell onto said second ring by said ring coupler node.

1 37. The method of claim 36 wherein step (d) further comprises:
2 (d1) replacing said first forward hop address with said second forward hop address in
3 said routing tag by said ring coupler node.

1 38. The method of claim 36 wherein step (d) further comprises:
2 (d1) transmitting a response cell corresponding to said cell back to said source node by
3 said ring coupler node.

1 39. The method of claim 36 wherein step (d) further comprises:
2 (d1) transmitting a response cell corresponding to said cell back to said source node by
3 said destination node.

1 40. A method for implementing a ring-to-ring coupler node with an **address** for
2 transporting a **cell** comprising a **routing tag** from a **first ring** to a **second ring**, said
3 method comprising steps of:
4 (a) **receiving** said cell from said first ring;
5 (b) **determining** disposition of said cell solely from said routing tag and said address;
6 and
7 (c) **transmitting** said cell onto said second ring.

1 41. A method for recovering from loss of an **initial frequency reference signal** on a
2 **first path** comprising steps of:
3 (a) **delaying** a **backup frequency reference signal** to generate a **delayed frequency**
4 **reference signal** in phase with said **initial frequency reference signal**;
5 (b) **detecting** loss of said **initial frequency reference signal**; and
6 (c) **using** said **delayed frequency reference signal**.

1 42. The method of claim 41 wherein said **backup frequency reference signal** is a
2 **master clock signal**, or a **frequency reference signal** on a **second path**.

1 43. A method for accessing a **first bus** connected to a **system interconnect** at a **first**
2 **node** comprising steps of:

3 (a) **performing a bus operation** on a **second bus** connected to **said system**
4 **interconnect** at a **second node**;

5 (b) **converting** **said bus operation** into a **cell**;

6 (c) **transporting** **said cell** over **said system interconnect** from **said second node** to **said**
7 **first node**; and

8 (d) **performing** **said an equivalent bus operation** on **said first bus** by **said first node**
9 **after receipt** of **said cell** by **said first node**.

1 44. The method of claim 43 wherein **said first bus** is a **first PCI bus** and **said second**
2 **bus** is a **second PCI bus**.

1 45. The method of claim 43 further comprising:

2 (e) **obtaining a result** from **performance** of **said equivalent bus operation** on **said first**
3 **bus**;

4 (f) **converting** **said result** into a **second cell**;

5 (g) **transporting** **said second cell** over **said system interconnect** from **said first node** to
6 **said second node**; and

7 (h) **completing** **said bus operation**.

1 46. A system interconnect apparatus for transporting a first cell containing a
2 plurality of data between a plurality of nodes wherein said system interconnect
3 includes: a first unidirectional path between each pair of adjacent nodes of said
4 plurality of nodes, said first unidirectional path includes an incoming end and an
5 outgoing end and a first plurality of signal lines and a frequency reference line,
6 said pair of adjacent nodes having a source node and a receiver node, said
7 apparatus comprising:
8 a clock originator node configured to provide a frequency reference signal on
9 said frequency reference line to said plurality of nodes;
10 a phase lock loop frequency multiplier configured to generate a node clock based
11 on said frequency reference signal, said node clock having the same frequency for
12 each of said plurality of nodes, said source node having a source node clock and
13 said receiver node having a receiver node clock;
14 an output section of said source node connected to said outgoing end of an output
15 path configured to transmit said first cell to said input section of said receiver node
16 over a first unidirectional path, by emitting a plurality of data transitions using
17 said source node clock, representing said first cell, onto a first plurality of signal
18 lines at said outgoing end of said first unidirectional path; and
19 an input section of said receiver node connected to said incoming end of an input
20 path configured to receive said data transitions using said receiver node clock,
21 from said first plurality of signal lines at said incoming end of said first
22 unidirectional path.

1 47. The apparatus of claim 46 wherein said first cell comprises a destination address
2 and said receiver node further comprises a node address and a routing decision
3 logic mechanism configured to compare said node address with said destination
4 address.

RECEIVED
U.S. PATENT AND TRADEMARK OFFICE
JULY 10 1996

- 1 48. The apparatus of claim 47 wherein said receiver node further comprises:
2 a **forwarding logic mechanism** configured to emit said plurality of data transitions,
3 in synchronization with said receiver node clock, onto a **second plurality of data**
4 **lines** at said outgoing end of a **second unidirectional path** while receiving said
5 data transitions from said first plurality of signal lines, said forwarding logic
6 mechanism dependent on said routing decision logic mechanism.
- 1 49. The apparatus of claim 47 wherein said receiver node further comprises:
2 an **emitting decision mechanism** configured to detect that said receiver node is
3 transmitting a **second cell** at said outgoing end of a **second unidirectional path**;
4 a **bypass buffer** configured to store a **third cell** if said node address is different
5 from said destination address, said third cell constructed from said data transitions
6 received by said input section;
7 a **finished emitting decision mechanism** configured to detect when said second
8 cell has been completely transmitted; and
9 a **transmit cell from bypass buffer mechanism** configured to transmit said third
10 cell from said bypass buffer at said outgoing end of said second unidirectional path.
- 1 50. The apparatus of claim 47 wherein said receiver node further comprises:
2 a **cell swallowing mechanism** configured to swallow said plurality of data
3 transitions defining a **second cell**, said cell swallowing mechanism dependent on
4 said routing decision logic mechanism.
- 1 51. The apparatus of claim 50 wherein said receiver node further comprises:
2 a **cell management mechanism** configured to process said second cell; and
3 a **response cell mechanism** configured to transmit a **response cell** addressed to
4 said source node from said output section of said receiver node.

1 52. The apparatus of claim 51 wherein said source node further comprises:
2 an incomplete transaction cache (ITC) configured to store a copy of said first
3 cell in a cell storage, said ITC further configured to remove said copy of said first
4 cell from said cell storage dependent on receipt of a response cell at said source
5 node.

1 53. The apparatus of claim 47 wherein said first cell is a broadcast cell and said
2 receiver node further comprises:
3 a cell swallowing mechanism configured to swallow said plurality of data
4 transitions defining a second cell; and
5 a forwarding logic mechanism configured to emit said plurality of data transitions,
6 in synchronization with said receiver node clock, onto a second plurality of data
7 lines at said outgoing end of a second unidirectional path while receiving said
8 data transitions from said first plurality of signal lines.

1 54. The apparatus of claim 53 wherein said receiver node further comprises:
2 a cell processing mechanism configured to process said second cell and to
3 generate a status; and
4 a response mechanism configured to transmit a response cell to said source node,
5 said response cell containing said status .

1 55. The apparatus of claim 46 wherein each node further comprises:
2 a **training signal generator** configured to emit a plurality of **training signal edges**
3 on each of said first plurality of signal lines; and
4 an **initialization logic** configured to condition each of said plurality of DLLs such
5 that said training signal edges received from said first plurality of signal lines at
6 said incoming end of said first unidirectional path are synchronized with said node
7 clock.

1 56. The apparatus of claim 46 wherein said input section comprises:
2 a plurality of **adjustable delays** with one adjustable delay for each of said first
3 plurality of signal lines; and
4 a **synchronization mechanism** configured to synchronize said data transitions
5 from said first plurality of signal lines to said receiver node clock through use of
6 said plurality of adjustable delays.

1 57. The apparatus of claim 46 wherein said input section comprises:
2 an **adjustable delay**; and
3 a **synchronization mechanism** configured to synchronize said data transitions
4 from said first plurality of signal lines to said receiver node clock through use of
5 said adjustable delay.

1 58. A system interconnect initialization apparatus for initializing a plurality of
2 nodes on a ring network having a plurality of links, said system comprising:
3 (a) a first reset mechanism configured to emit a reset sequence from a first node to
4 reset a second node upon detection of said reset sequence;
5 (b) a second reset mechanism configured to emit said reset sequence from said second
6 node; and
7 (c) a reset termination mechanism configured to terminate emission of said reset
8 sequence by said first node upon receipt of said reset sequence at said first node.

1 59. The apparatus of claim 58 further comprising:
2 (d) a first training mechanism configured to emit a training sequence from said first
3 node to train said second node;
4 (e) a second training mechanism configured to emit said training sequence from said
5 second node; and
6 (f) a training termination mechanism configured to terminate emission of said
7 training sequence by said first node upon receipt of said training sequence at said
8 first node.

1 60. A system interconnect apparatus having a plurality of nodes, said apparatus for
2 transporting a cell from a source node to a destination node on a ~~ring network~~
3 having a first path and a second path, one of said plurality of nodes being a
4 configuration node, said apparatus comprising:
5 an initialization mechanism configured to initialize said plurality of nodes;
6 a first emitting mechanism in said configuration node configured to emit a first
7 identifying address sequence containing a configuration node address onto said
8 first path;
9 a first receiving mechanism in a second node configured to receive from said first
10 path said first identifying address sequence;
11 an address modification mechanism configured to modify said configuration node
12 address contained in said first identifying address sequence to create a second node
13 address; and
14 a second emitting mechanism in said second node configured to emit onto said
15 first path a second identifying address sequence containing said second node
16 address.

1 61. The apparatus of claim 60 further comprising:

2 a **third emitting mechanism** in said configuration node configured to emit said

3 first identifying address sequence containing said configuration node address onto

4 said second path;

5 a **second receiving mechanism** in said second node configured to receive from

6 said second path a **third identifying address sequence** dependent on said second

7 node's position on said second path;

8 a **node number determination mechanism** in said second node configured to

9 determine a **number of nodes** on said ring network using said second identifying

10 address sequence and **third identifying address sequence**; and

11 a **link selection register initialization mechanism** configured to initialize a **link**

12 **selection register** (LSR) to indicate which of said first path and said second path is

13 a **preferred path** to each of said plurality of nodes by using information contained

14 in said first identifying address sequence and said third identifying address

15 sequence.

1 62. A system interconnect apparatus for transporting a cell from a source node on a
2 ring network to a destination node on said network, said network having a
3 plurality of links, said apparatus comprising:
4 an interrupt detection mechanism configured to detect an interrupt condition
5 change at said source node, said interrupt condition change comprising either an
6 interrupt assertion or an interrupt deassertion;
7 an interrupt cell creation mechanism configured to create an interrupt cell at
8 said source node responsive to the interrupt detection mechanism, said interrupt cell
9 being addressed to said destination node and containing said interrupt condition
10 change;
11 a cell transportation mechanism configured to transport said interrupt cell to said
12 destination node; and
13 an interrupt assertion mechanism configured to assert an interrupt signal at said
14 destination node responsive to said interrupt condition change.

1 63. The apparatus of claim 62 wherein the interrupt assertion mechanism further
2 comprises:
3 an interrupt assertion recognition mechanism at said destination node configured
4 to recognize said interrupt cell containing said interrupt assertion and increment an
5 up/down counter.

1 64. The apparatus of claim 63 wherein the interrupt assertion mechanism further
2 comprises:
3 a post interrupt mechanism configured to detect that said up/down counter is non-
4 zero and to post an interrupt at said destination node.

1 65. The apparatus of claim 62 wherein said cell further comprises a **source node**
2 **identifier** and the interrupt assertion mechanism further comprises:
3 a **storage mechanism** configured to save said source node identifier and said
4 interrupt condition change.

1 66. The apparatus of claim 62 wherein the interrupt assertion mechanism further
2 comprises:
3 an **interrupt deassertion recognition mechanism** at said destination node
4 configured to recognize said interrupt cell containing said interrupt deassertion; and
5 decrement an **up/down counter**.

1 67. The apparatus of claim 66 wherein the interrupt assertion mechanism further
2 comprises:
3 a **clear interrupt mechanism** configured to detect that said up/down counter is
4 zero and to clear an interrupt at said destination node.

1 68. The apparatus of claim 62 wherein said interrupt cell comprises an **interrupt**
2 **security code** and the interrupt assertion mechanism further comprises:
3 an **interrupt security mechanism** configured to match said interrupt security code
4 with a **destination node interrupt security code**.

1 69. A **system interconnect apparatus** for transporting a **cell** from a **source node** to a
2 **destination node** on a **ring network** having a **plurality of destination nodes**, said
3 **network** having a **plurality of links**, said apparatus comprising:
4 **an incomplete transaction cache** configured to track a **number of incomplete**
5 **transactions**;
6 **a delay mechanism** configured to delay generation of said cell if one more than
7 said number of incomplete transactions is outside a **sliding window width**;
8 **a cell generation mechanism** configured to generate said cell after one more than
9 said number of incomplete transactions is within said sliding window width; and
10 **a cell transport mechanism** configured to transport said cell to said destination
11 node.

1 70. The apparatus of claim 69 wherein the incomplete transaction cache further
2 comprises a **node specific tracking mechanism** configured to track one of said
3 number of transactions sent from said source node to said destination node.

1 71. The apparatus of claim 69 wherein said apparatus further comprises:
2 **an first accounting mechanism** configured to account for an increase in said
3 number of incomplete transactions.

1 72. The apparatus of claim 71 wherein said apparatus further comprises:
2 **a response cell detection mechanism** configured to detect a response cell sent
3 from said destination node;
4 **a transaction completion mechanism** configured to complete an incomplete
5 transaction dependent on said response cell; and
6 **a second accounting mechanism** configured to account for a decrease in said
7 number of incomplete transactions.

1 73. The apparatus of claim 69 wherein said destination node is a **hop node**.

1 74. The apparatus of claim 69 wherein the incomplete transaction cache further
2 comprises:
3 a **receiving mechanism** configured to receive, by said source node, a previously
4 sent cell sent from said source node and to reduce a **sliding window width**.

1 75. The apparatus of claim 69 wherein the incomplete transaction cache further
2 comprises:
3 a **tracking mechanism** configured to track a **plurality of number of incomplete**
4 **transactions** sent from said source node to each of said plurality of destination
5 nodes.

1 76. A **system interconnect apparatus** for transporting a cell from a **source node** to a
2 **destination node** on a **ring network** wherein said network includes a **clockwise**
3 **path** and a **counterclockwise path**, said apparatus comprising:
4 a **link selection register access mechanism** configured to access a **link selection**
5 **register** at said source node to select which of said clockwise path and said
6 **counterclockwise path** transports said cell, and
7 a **cell transport mechanism** configured to transport said cell to said destination
8 node over said clockwise or counterclockwise path as selected.

1 77. The apparatus of claim 76 wherein the link selection register access mechanism
2 further comprises:
3 an **initialization mechanism** configured to initialize said link selection register at
4 said source node to specify a **preferred path** to said destination node by specifying
5 which of said clockwise path and said counterclockwise path is used to transport
6 said cell to said destination node.

1 78. The apparatus of claim 77 wherein the system interconnect includes an
2 intermediate node between said source node and said destination node on one of
3 said paths, and the link selection register access mechanism further comprises:
4 a **reconfiguration mechanism** configured to reconfigure said link selection register
5 at said source node to route said cell away from said intermediate node.

1 79. The apparatus of claim 78 wherein the link selection register access mechanism
2 further comprises:
3 a **failure detection mechanism** configured to detect a failed transaction on said
4 preferred path; and
5 a **recovery mechanism** configured to retry said failed transaction on a **non-**
6 **preferred path.**

1 80. The apparatus of claim 76 wherein said system interconnect includes an
2 intermediate node and a plurality of other nodes each having a **node specific**
3 link selection register and the link selection register access mechanism further
4 comprises:
5 a **link selection register modification mechanism** configured to modify said node
6 specific link selection register for each of said plurality of other nodes to select a
7 plurality of preferred paths to every other of said plurality of other nodes, each of
8 said plurality of preferred paths excluding said intermediate node.

1 81. A **system interconnect apparatus** for transporting a **cell** from a **source node** to a
2 **destination node** on a **network** having a **plurality of rings**, each of said **plurality**
3 of **rings** having a **plurality of nodes**, said **plurality of rings** including a **source ring**
4 and a **second ring** with said **source ring** and said **second ring** connected by a **ring**
5 **coupler node**, said **apparatus** comprising:
6 a **cell construction mechanism** in said **source node** configured to construct a **cell**
7 with a **routing tag** having a **first forward hop address** and a **second forward hop**
8 **addresses**;
9 a **first transmission mechanism** in said **source node** configured to transmit said
10 **cell** onto said **source ring**;
11 a **swallowing mechanism** in said **ring coupler node** configured to swallow said **cell**
12 from said **source ring**; and
13 a **second transmission mechanism** in said **ring coupler node** configured to
14 transmit said **cell** onto said **second ring**.

1 82. The **apparatus** of claim 81 wherein the **second transmission mechanism** further
2 comprises:
3 a **hop update mechanism** configured to replace said **first forward hop address** with
4 said **second forward hop address** in said **routing tag** by said **ring coupler node**.

1 83. The **apparatus** of claim 81 wherein the **second transmission mechanism** further
2 comprises:
3 a **response mechanism** configured to transmit a **response cell** corresponding to
4 said **cell** back to said **source node** by said **ring coupler node**.

1 84. The apparatus of claim 81 wherein the second transmission mechanism further
2 comprises:
3 a **response mechanism** configured to transmit a **response cell** corresponding to
4 said cell back to said source node by said destination node.

1 85. A **ring-to-ring coupler node apparatus** with an **address** for transporting a cell
2 from a **first ring** to a **second ring**, said cell comprising a **routing tag**, and said
3 apparatus comprising:
4 a **cell receiving mechanism** configured to receive said cell from said first ring;
5 a **cell disposition mechanism** configured to determine disposition of said cell
6 solely from said routing tag and said address; and
7 a **cell transmission mechanism** configured to transmit said cell onto said second
8 ring.

1 86. An **apparatus** for recovering from loss of an **initial frequency reference signal** on
2 a **first path** comprising:
3 a **delay mechanism** configured to delay a **backup frequency reference signal** to
4 generate a **delayed frequency reference signal** in phase with said **initial frequency**
5 **reference signal**;
6 a **detector mechanism** configured to detect loss of said **initial frequency reference**
7 **signal** on said **first path**; and
8 a **switch mechanism** configured to emit said **delayed frequency reference signal** on
9 said **first path**.

1 87. The apparatus of claim 86 wherein said **backup frequency reference signal** is a
2 **master clock signal**, or a **frequency reference signal** on a **second path**.

1 88. An apparatus for accessing a **first bus** connected to a **system interconnect** at a
2 **first node** comprising:
3 a **bus capture mechanism** at a **second node** configured to capture a **bus operation**
4 on a **second bus** connected to said **system interconnect**;
5 a **first cell generation mechanism** at said **second node** configured to convert said
6 bus operation into a **cell**;
7 a **first cell transportation mechanism** configured to transport said **cell** over said
8 **system interconnect** from said **second node** to said **first node**; and
9 a **bus operation mechanism** at said **first node** configured to perform an **equivalent**
10 **bus operation** on said **first bus** after receipt of said **cell** by said **first node**.

1 89. The apparatus of claim 88 wherein said **first bus** is a **first PCI bus** and said **second**
2 **bus** is a **second PCI bus**.

1 90. The apparatus of claim 88 further comprising:
2 a **result acquisition mechanism** at said **first node** configured to obtain a **result**
3 from performance of said **equivalent bus operation** on said **first bus**;
4 a **second cell generation mechanism** at said **first node** configured to convert said
5 **result** into a **second cell**;
6 a **second cell transportation mechanism** at said **first node** configured to transmit
7 said **second cell** over said **system interconnect** from said **first node** to said **second**
8 **node**; and
9 a **bus operation completion mechanism** at said **second node** configured to
10 complete said **bus operation**.

1 91. A method for automatically constructing a **routing tag** for a **cell** based on an
2 **address** provided by a **bus operation** on a **bus** connected to a **first node** of a
3 **system interconnect** comprising the steps of:
4 (a) **capturing** said address from said bus; and
5 (b) **converting** said address into a **value** stored in said **routing tag**.

1 92. The method of claim 91 wherein step (b) further comprises:
2 (b1) **accessing** said value from a **first address mapping content addressable memory**
3 (**fAMCAM**) after assertion of said address to said **fAMCAM**.

1 93. The method of claim 92 wherein said **fAMCAM** comprises a **first register** that
2 **defines** an **address window** on said **bus**.

1 94. The method of claim 93 wherein said **system interconnect** further comprises a
2 **second node** with a **second address mapping content addressable memory**
3 (**sAMCAM**) and a **second register**, and said method further comprises:
4 (c) **storing** a **configuration value** in said **first register**; and
5 (d) **broadcasting** said **configuration value** to said **second node** for storage in said
6 **second register**.

1 95. An apparatus for automatically constructing a **routing tag** for a **cell** based on an
2 **address** provided by a **bus operation** on a **bus** connected to a **first node** of a
3 **system interconnect** comprising:
4 an **address capturing mechanism** configured to capture said address from said
5 **bus**; and
6 an **address conversion mechanism** configured to convert said address from said
7 **bus** into a **value** stored in said **routing tag** of said **cell**.

1 96. The apparatus of claim 95 wherein the address conversion mechanism further
2 comprises:
3 **a first address mapping content addressable memory (fAMCAM) configured to**
4 produce said **value** after assertion of said address to said fAMCAM.

1 97. The apparatus of claim 96 wherein said fAMCAM comprises a **first register** that
2 defines an **address window** on said bus.

1 98. The apparatus of claim 97 wherein said system interconnect further comprises a
2 **second node with a second address mapping content addressable memory**
3 (sAMCAM) and a **second register** and said apparatus further comprises:
4 **a storage mechanism** configured to store a **configuration value** in said first
5 register; and
6 **a broadcast mechanism** configured to broadcast said configuration value to said
7 second node for storage in said second register.

1
2
3
4
5
6
7